



**Approval** 

# TFT LCD Approval Specification MODEL NO.: V260H1 – L01

| Customer:    |
|--------------|
| Approved by: |
| Note:        |
|              |
|              |
|              |

| Approved Dv  | TV Product Marketing & Management Div       |                          |  |  |  |  |
|--------------|---|--------------------------|--|--|--|--|
| Approved By  | Chao-Chun Chung                             |                          |  |  |  |  |
|              |   |                          |  |  |  |  |
| Reviewed By  | QA Dept.                                    | Product Development Div. |  |  |  |  |
| ricviewed by | Hsin-Nan Chen                               | WT Lin                   |  |  |  |  |
|              |   |                          |  |  |  |  |
| Prepared By  | LCD TV Marketing and Product Management Div |                          |  |  |  |  |
|              | CY Chang                                    | Delia Lin                |  |  |  |  |

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

10.2 SAFETY PRECAUTIONS 10.3 STORAGE PRECAUTIONS

12. MECHANICAL CHARACTERISTICS

11. REGULATORY STANDARD

11.1 SAFETY





Issued Date: 11, Feb 2010 Model No.: V260H1 - L01

# Approval

| - CONTEN   | ITS -     | 3  |
|--|-----------|----|
| 1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS  |           | 4  |
| 2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT  |           | 5  |
| 3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT INVERTER UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARAC 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERTFACE CHARACTERISTICS | TERISTICS | 7  |
| 4. BLOCK DIAGRAM<br>4.1 TFT LCD MODULE   |           | 13 |
| 5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT                                  |           | 14 |
| 6. INTERFACE TIMING<br>6.1 INPUT SIGNAL TIMING SPECIFICATIONS<br>6.2 POWER ON/OFF SEQUENCE   |           | 22 |
| 7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS  |           | 26 |
| 8. DEFINITION OF LABELS<br>8.1 CMO MODULE LABEL  |           | 30 |
| 9. PACKAGING<br>9.1 PACKING SPECIFICATIONS<br>9.2 PACKING METHOD   |           | 31 |
| 10. PRECAUTIONS  |           | 33 |

34

35





Approval

# **REVISION HISTORY**

| Version | Date        | Page<br>(New) | Section | Description                              |
|---------|-------------|---------------|---------|--|
| Ver 2.0 | Peb. 11,'10 |               |         | Approval Specification was first issued. |
|         |             |               |         |  |



Approval

# 1. GENERAL DESCRIPTION

### 1.1 OVERVIEW

V260H1- L01 is a TFT Liquid Crystal Display module with 4U-CCFL Backlight unit and 2ch-LVDS interface. The display diagonal is 26". This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

### 1.2 FEATURES

- Optimized Brightness 400nits
- Contrast Ratio 800:1
- Fast Response Time 5ms
- Color Saturation NTSC 72%
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) Only Mode
- LVDS (Low Voltage Differential Signaling) Interface
- Viewing Angle: 160(H)/150(V) (CR>10) TN Technology
- -Color Reproduction (Nature Color)

# 1.3 APPLICATION

- TFT LCD TVs
- Optimized Brightness, Multi-Media Displays

# 1.4 GENERAL SPECIFICATIONS

| Item  | Specification                      | Unit  | Note |
|---|------------------------------------|-------|------|
| Active Area   | 576 (H) x 324 (V) (26" Diagonal)   | mm    | (1)  |
| Bezel Opening Area  | 580.8 (H) x 328.8 (V)              | mm    | (1)  |
| Driver Element  | a-si TFT Active Matrix             | _     |      |
| Pixel Number  | 1920 x R.G.B. x 1080               | pixel |      |
| Pixel Pitch (Sub Pixel)   | 0.100 (H) x 0.300 (V)              | mm    |      |
| Pixel Arrangement   | RGB Vertical Stripe                | _     |      |
| Display Colors  | 16.7M                              | color |      |
| Display Operation Mode  | Transmissive Mode / Normally White | _     |      |
| Surface Treatment Anti-Glare Coating (Haze 25%) Hard Coating (3H) |                                    | _     |      |

### 1.5 MECHANICAL SPECIFICATIONS

| It          | em            | Min. | Тур. | Max. | Unit | Note    |
|-------------|---------------|------|------|------|------|---------|
|             | Horizontal(H) | 625  | 626  | 627  | mm   |         |
| Module Size | Vertical(V)   | 372  | 373  | 374  | mm   |         |
|             | Depth(D)      | 31   | 32   | 33   | mm   | To Rear |
| We          | eight         | -    | 3727 | -    | g    |         |

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.





Global LCD Panel Exchange Center

Issued Date: 11, Feb 2010 Model No.: V260H1

Approval

# 2. ABSOLUTE MAXIMUM RATINGS


### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

| Item                          | Symbol           | Va   | Unit | Note  |          |
|-------------------------------|------------------|------|------|-------|----------|
| item                          | Syllibol         | Min. | Max. | Offic | Note     |
| Storage Temperature           | T <sub>ST</sub>  | -20  | +60  | ōC    | (1)      |
| Operating Ambient Temperature | T <sub>OP</sub>  | 0    | +50  | оC    | (1), (2) |
| Shock (Non-Operating)         | S <sub>NOP</sub> | _    | 50   | G     | (3), (5) |
| Vibration (Non-Operating)     | $V_{NOP}$        | _    | 1.0  | G     | (4), (5) |

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40  $^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 30 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







Approval

# 2.2 ELECTRICAL ABSOLUTE RATINGS

### 2.2.1 TFT LCD MODULE

| Item                 | Symbol | Va   | lue  | Unit  | Note |  |
|----------------------|--------|------|------|-------|------|--|
| item                 | Symbol | Min. | Max. | Offic |      |  |
| Power Supply Voltage | Vcc    | -0.3 | 13.5 | V     | (1)  |  |
| Input Signal Voltage | VIN    | -0.3 | 3.6  | V     | (1)  |  |

# 2.2.2 BACKLIGHT UNIT

| Item                 | Symbol         | Test<br>Condition | Min. | Туре | Max. | Unit      | Note     |
|----------------------|----------------|-------------------|------|------|------|-----------|----------|
| Lamp Voltage         | V <sub>W</sub> | Ta = 25 °C        |      | _    | 3000 | $V_{RMS}$ |          |
| Power Supply Voltage | $V_{BL}$       | _                 | 0    | _    | 30   | ٧         | (1)      |
| Control Signal Level | _              | _                 | -0.3 | _    | 7    | V         | (2), (3) |

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control and External PWM Control.



**Approval** 

# 3. ELECTRICAL CHARACTERISTICS


# 3.1 TFT LCD MODULE

 $Ta = 25 \pm 2 \,{}^{\circ}C$ 

| Parameter                         |                                 | Cymbol                     |                   | Value | Unit | Note  |      |     |
|-----------------------------------|---------------------------------|----------------------------|-------------------|-------|------|-------|------|-----|
|                                   |                                 | Symbol                     | Min.              | Тур.  | Max. | Offic | Note |     |
| Power Sup                         | oply Voltage                    |                            | V <sub>CC</sub>   | 10.8  | 12   | 13.2  | V    | (1) |
| Rush Curr                         | ent                             |                            | I <sub>RUSH</sub> | _     | _    | 3.0   | Α    | (2) |
|                                   |                                 | White Pattern              | _                 | _     | 0.29 | _     | Α    |     |
| Power Sup                         | oply Current                    | Horizontal Stripe          | _                 | _     | 0.45 | -     | Α    | (3) |
|                                   |                                 | Black Pattern              | _                 | _     | 0.46 | 0.55  | Α    |     |
|                                   | Differential Ir<br>Threshold Vo |                            | $V_{LVTH}$        | +100  | _    |       | mV   |     |
|                                   | Differential Ir<br>Threshold Vo |                            | $V_{LVTL}$        |       |      | -100  | mV   |     |
| LVDS<br>interface                 | Common Inp                      | ut Voltage                 | V <sub>CM</sub>   | 1.0   | 1.2  | 1.4   | V    | (4) |
| D                                 | Differential in                 | Differential input voltage |                   | 200   |      | 600   | mV   |     |
|                                   | Terminating                     | Terminating Resistor       |                   |       | 100  | _     | ohm  |     |
| CMOS Input High Threshold Voltage |                                 | V <sub>IH</sub>            | 2.7               | _     | 3.3  | V     |      |     |
| interface                         | Input Low Th                    | reshold Voltage            | V <sub>IL</sub>   | 0     | _    | 0.7   | V    |     |

Note (1) The module should be always operated within above ranges.

# Note (2) Measurement Conditions:












# Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V,  $Ta = 25 \pm 2 \,^{\circ}\text{C}$ ,  $f_v = 60 \,^{\circ}\text{Hz}$ , whereas a power dissipation check pattern below is displayed.










Note (4) The LVDS input characteristics are as follows:



### 3.2 BACKLIGHT UNIT

# 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = $25 \pm 2$ $^{\circ}$ C)

| Parameter             | Symbol   |        | Value | Unit | Note      |                             |
|-----------------------|----------|--------|-------|------|-----------|-----------------------------|
| Farameter             | Syllibol | Min.   | Тур.  | Max. | Uliit     | Note                        |
| Lamp Voltage          | $V_W$    | -      | 1410  | ı    | $V_{RMS}$ | $I_L = 7.5 \text{mA}$       |
| Lamp Current(HI-Side) | IL       | -      | 7.5   | 1    | $mA_RMS$  | -                           |
| Lama Ctartina Valtaga | Vs       | -      | -     | 2270 | $V_{RMS}$ | (1), Ta = 0 <sup>o</sup> C  |
| Lamp Starting Voltage |          | -      | -     | 1890 | $V_{RMS}$ | (1), Ta = 25 <sup>o</sup> C |
| Operating Frequency   | Fo       | 40     | -     | 80   | KHz       | (2)                         |
| Lamp Life Time        | $L_BL$   | 50,000 |       | -    | Hrs       | (3)                         |

# **3.2.2 INVERTER CHARACTERISTICS** (Ta = $25 \pm 2$ $^{\circ}$ C)

| Parameter               | Cymbol           |      | Value | Unit | Note              |                                 |
|-------------------------|------------------|------|-------|------|-------------------|---------------------------------|
| Farameter               | Symbol           | Min. | Тур.  | Max. | Ullit             | Note                            |
| Total Power Consumption | P <sub>255</sub> | -    | 42    | 46   | W                 | (5), (6), I <sub>L</sub> =7.5mA |
| Power Supply Voltage    | $V_{BL}$         | 22.8 | 24    | 25.2 | $V_{DC}$          |                                 |
| Power Supply Current    | $I_{BL}$         | -    | 1.75  | 1.92 | Α                 | Non Dimming                     |
| Input Ripple Noise      | -                | -    | -     | 912  | mV <sub>P-P</sub> | V <sub>BL</sub> =22.8V          |
| Oscillating Frequency   | F <sub>w</sub>   | 55   | 58    | 61   | kHz               | (3)                             |
| Dimming frequency       | F <sub>B</sub>   | 150  | 160   | 170  | Hz                |                                 |
| Minimum Duty Ratio      | $D_{MIN}$        | 10   | 20    | -    | %                 | (7)                             |

Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.


Note (2) The lamp starting voltage  $V_S$  should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.





Approval

- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at  $Ta = 25 \pm 2^{\circ}C$  and  $I_L = 7.0^{\circ}$  8.0mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P<sub>BL</sub>. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 26" backlight unit under input voltage 24V, average lamp current 7.8 mA and lighting 30 minutes later.
- Note (7) 10% minimum duty ratio is only valid for electrical operation







Approval

# 3.2.3 INVERTER INTERFACE CHARACTERISTICS

| Parameter                  |     | Cla al           | Test      |      | Value    |                       | 1.1  | Note                   |  |
|----------------------------|-----|------------------|-----------|------|----------|-----------------------|------|------------------------|--|
| Parameter                  |     | Symbol           | Condition | Min. | Тур.     | Max.                  | Unit | Note                   |  |
| On/Off Control Voltage     | ON  | V                |           | 2.0  | _        | 5.0                   | V    |                        |  |
| On/On Control voitage      | OFF | $V_{BLON}$       |           | 0    | _        | 0.8                   | ٧    |                        |  |
| Internal PWM Control       | MAX | $V_{IPWM}$       | _         | 3.0  | 3.15     | 3.3                   | V    | Maximum duty ratio     |  |
| Voltage                    | MIN | V IPWM           |           | _    | 0        | _                     | V    | Minimum duty ratio     |  |
| External PWM Control       | HI  | $V_{EPWM}$       | _         | 2.0  | _        | 5.0                   | V    | Duty on                |  |
| Voltage                    | LO  | V EPWM           |           | 0    | _        | 0.8                   | V    | Duty off               |  |
| Error Signal               |     | Error            | _         | aQO  | en Colle | ctor                  | V    | Abnormal               |  |
| Lifor Signal               |     | LIIOI            |           | 0    | _        | 8.0                   | V    | Normal                 |  |
| VBL Rising Time            |     | Tr1              | _         | 30   | _        | - ms <sub>10%-9</sub> |      | 10%-90%V <sub>BL</sub> |  |
| VBL Falling Time           |     | Tf1              |           | 30   |          |                       | ms   | 10 %-30 % VBL          |  |
| Control Signal Rising Tin  | ne  | Tr               | _         | _    | _        | 100                   | ms   |                        |  |
| Control Signal Falling Tir | ne  | Tf               | _         | _    | _        | 100                   | ms   |                        |  |
| PWM Signal Rising Time     | )   | $T_{PWMR}$       | _         |      |          | 50                    | us   |                        |  |
| PWM Signal Falling Time    | Э   | $T_{PWMF}$       | _         | _    |          | 50                    | us   |                        |  |
| Input impedance            |     | $R_{IN}$         | _         | 1    | _        |                       | ΜΩ   |                        |  |
| PWM Delay Time             |     | $T_PWM$          |           | 100  |          |                       | ms   |                        |  |
| BLON Dolay Time            |     | Ton              | _         | 300  |          | ) —                   | ms   |                        |  |
| BLON Delay Time            |     | T <sub>on1</sub> | _         | 300  | -        | _                     | ms   |                        |  |
| BLON Off Time              |     | $T_{off}$        | -         | 300  | )        | _                     | ms   |                        |  |


- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL  $\rightarrow$  PWM signal  $\rightarrow$  BLON

Turn OFF sequence: BLOFF  $\rightarrow$  PWM signal  $\rightarrow$  VBL



**Approval** 








**Approval** 

# 4. BLOCK DIAGRAM

### 4.1 TFT LCD MODULE







Approval

# 5. INTERFACE PIN CONNECTION

# **5.1 TFT LCD MODULE**

# **CNF1 Connector Pin Assignment**

| Pin | Name  | Description   | Note |
|-----|-------|---|------|
| 1   | VCC   | +12V power supply   |      |
| 2   | VCC   | +12V power supply   |      |
| 3   | VCC   | +12V power supply   |      |
| 4   | VCC   | +12V power supply   |      |
| 5   | VCC   | +12V power supply   |      |
| 6   | GND   | Ground  |      |
| 7   | GND   | Ground  |      |
| 8   | GND   | Ground  |      |
| 9   | GND   | Ground  |      |
| 10  | ORX0- | Odd pixel Negative LVDS differential data input. Channel 0  |      |
| 11  | ORX0+ | Odd pixel Positive LVDS differential data input. Channel 0  |      |
| 12  | ORX1- | Odd pixel Negative LVDS differential data input. Channel 1  | (1)  |
| 13  | ORX1+ | Odd pixel Positive LVDS differential data input. Channel 1  | (1)  |
| 14  | ORX2- | Odd pixel Negative LVDS differential data input. Channel 2  |      |
| 15  | ORX2+ | Odd pixel Positive LVDS differential data input. Channel 2  |      |
| 16  | GND   | Ground  |      |
| 17  | OCLK- | Odd pixel Negative LVDS differential clock input            | (1)  |
| 18  | OCLK+ | Odd pixel Positive LVDS differential clock input.           | (1)  |
| 19  | GND   | Ground  |      |
| 20  | ORX3- | Odd pixel Negative LVDS differential data input. Channel 3  | (1)  |
| 21  | ORX3+ | Odd pixel Positive LVDS differential data input. Channel 3  | (1)  |
| 22  | N.C.  | No Connection   | (2)  |
| 23  | N.C.  | No Connection   | (3)  |
| 24  | GND   | Ground  |      |
| 25  | ERX0- | Even pixel Negative LVDS differential data input. Channel 0 |      |
| 26  | ERX0+ | Even pixel Positive LVDS differential data input. Channel 0 |      |
| 27  | ERX1- | Even pixel Negative LVDS differential data input. Channel 1 | (1)  |
| 28  | ERX1+ | Even pixel Positive LVDS differential data input. Channel 1 | (1)  |
| 29  | ERX2- | Even pixel Negative LVDS differential data input. Channel 2 |      |
| 30  | ERX2+ | Even pixel Positive LVDS differential data input. Channel 2 |      |
| 31  | GND   | Ground  |      |
| 32  | ECLK- | Even pixel Negative LVDS differential clock input.          | (4)  |
| 33  | ECLK+ | Even pixel Positive LVDS differential clock input.          | (1)  |




Approval

| 34 | GND     | Ground  |        |
|----|---------|---|--------|
| 35 | ERX3-   | Even pixel Negative LVDS differential data input. Channel 3 | (1)    |
| 36 | ERX3+   | Even pixel Positive LVDS differential data input. Channel 3 | (1)    |
| 37 | N.C.    | No Connection   | (2)    |
| 38 | N.C.    | No Connection   | (3)    |
| 39 | GND     | Ground  |        |
| 40 | N.C.    | No Connection   |        |
| 41 | N.C.    | No Connection   |        |
| 42 | N.C.    | No Connection   | (3)    |
| 43 | N.C.    | No Connection   |        |
| 44 | N.C.    | No Connection   |        |
| 45 | SELLVDS | High(3.3V) or open for VESA, Low (GND) for JEIDA            | (4)(5) |
| 46 | N.C.    | No Connection   |        |
| 47 | N.C.    | No Connection   |        |
| 48 | N.C.    | No Connection   | (2)    |
| 49 | N.C.    | No Connection   | (3)    |
| 50 | N.C.    | No Connection   |        |
| 51 | N.C.    | No Connection   |        |

Note (1) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel

Note (2) LVDS connector pin order defined as follows



Note (3) Reserved for internal use. Please leave it open.

Note (4) Low: JEIDA LVDS Format (Connect to GND), High or open: VESA Format. (Connect to +3.3V)






Global LCD Panel Exchange Center

Issued Date: 11, Feb 2010 Model No.: V260H1

Approval

Note (5) LVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




# **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and leader wire is shown in the table below.

Housing: 1.CP0404S0000(CviLux)

| Pin No. | Symbol | Description  | Wire Color |
|---------|--------|--------------|------------|
| 1       | HV     | High Voltage | Pink       |
| 2       | HV     | High Voltage | White      |

Note (1) The backlight interface housing for high voltage side is a model 1. CP0404S0000(CviLux).





Approval

### **5.3 INVERTER UNIT**

 $CN1: CI0114M1HR0\text{-}LA\text{-}NH \ (CviLux) \ or \ equivalent.$ 

| D: 11   |        |                          |
|---------|--------|--------------------------|
| Pin No. | Symbol | Description              |
| 1       |        |                          |
| 2       |        |                          |
| 3       | VBL    | +24V Power input         |
| 4       |        |                          |
| 5       |        |                          |
| 6       |        |                          |
| 7       |        |                          |
| 8       | GND    | Ground                   |
| 9       |        |                          |
| 10      |        |                          |
| 11      | ERR    | Normal (GND)             |
| !!      | LNN    | Abnormal(Open collector) |
| 12      | BLON   | BL ON/OFF                |
| 13      | I_PWM  | Internal PWM Control     |
| 14      | E_PWM  | External PWM Control     |

Note (1) PIN 13:Intermal PWM Control (Use Pin 13): Pin 14 must open.

Note (2) PIN 14:External PWM Control (Use Pin 14): Pin 13 must open.

Note (3) Pin 13(I\_PWM) and Pin 14(E\_PWM) can't open in same period.

CN2-CN5 : CP042CP1MR0-NH (CviLux) or equivalent.

| Pin | Name     | Description       |
|-----|----------|-------------------|
| 1   | CCFL HOT | CCFL High Voltage |
| 2   | CCFL HOT | CCFL High Voltage |






**Approval** 

# **5.4 BLOCK DIAGRAM OF INTERFACE**

CNF1





**Approval** 

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE: Data enable signal

DCLK: Data clock signal


Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

### 5.5 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=H or open)






JEDIA LVDS format: (SELLVDS pin=L)

Issued Date: 11, Feb 2010 Model No.: V260H1 - L01

Approval



R6

G7

HS

B0

R5

G6

**B**7

G1

R4

G5

**B6** 

G0

R3

G4

**B5** 

R<sub>2</sub>

G3

B4

R0

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

ERX0± ERX1±

ERX2±

ERX3±

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

G2

**B3** 

DE

**RSVD** 

R7

**B2** 

٧S

**B**1



**Approval** 

# 5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

| input.        |                 |    |    |    |     |    |    |    |    |    |    |          |      |      |    |    |    |    |    |    |    |     |    |    |    |
|---------------|-----------------|----|----|----|-----|----|----|----|----|----|----|----------|------|------|----|----|----|----|----|----|----|-----|----|----|----|
|               |                 |    |    |    |     |    |    |    |    |    |    | Da       | ta S | igna | ıl |    |    |    |    |    |    |     |    |    |    |
|               | Color           |    | 1  |    | Red | b  |    |    |    |    |    |          | Gre  | en   |    |    |    |    |    |    | В  | lue |    |    |    |
|               |                 | R7 | R6 | R5 | R4  | R3 | R2 | R1 | R0 | G7 | G6 | G5       | G4   | G3   | G2 | G1 | G0 | B7 | B6 | B5 | B4 | ВЗ  | B2 | B1 | B0 |
|               | Black           | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Red             | 1  | 1  | 1  | 1   | 1  | 1  | 1  | 1  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Green           | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 1  | 1  | 1        | 1    | 1    | 1  | 1  | 1  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
| Basic         | Blue            | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 1  | 1  | 1  | 1  | 1   | 1  | 1  | 1  |
| Colors        | Cyan            | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 1  | 1  | 1        | 1    | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1   | 1  | 1  | 1  |
|               | Magenta         | 1  | 1  | 1  | 1   | 1  | 1  | 1  | 1  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 1  | 1  | 1  | 1  | 1   | 1  | 1  | 1  |
|               | Yellow          | 1  | 1  | 1  | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1        | 1    | 1    | 1  | 1  | 1  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | White           | 1  | 1  | 1  | 1   | 1  | 1  | 1  | 1  | 1  | 1  | 1        | 1    | 1    | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1   | 1  | 1  | 1  |
|               | Red(0) / Dark   | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Red(1)          | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 1  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
| Gray          | Red(2)          | 0  | 0  | 0  | 0   | 0  | 0  | 1  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
| Scale         | :               | :  | :  | :  | :   | :  | :  | :  | :  | S. | :  | :        | ):)  | :    | :  | :  | :  | :  | :  | :  | :  | :   | :  | :  | :  |
| Of            | :               | :  | :  | :  | :   | :  | :  | :  | :  | ÷  |    | <b>)</b> | :    | :    | :  | :  | :  | :  | :  | :  | :  | :   | :  | :  | :  |
| Red           | Red(253)        | 1  | 1  | 1  | 1   | 1  | 1  | 0  | 1  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
| lited         | Red(254)        | 1  | 1  | 1  | 1   | 1  | 1  | 1  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Red(255)        | 1  | 1  | 1  | 1   | 1  | 1  | 1  | 1  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Green(0) / Dark | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Green(1)        | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
| Gray          | Green(2)        | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
| Scale         | :               | :  | :  | :  | •   | :  | :  | :  | :  | :  | :  | :        | :    | :    | :  | :  | :  | :  | :  | :  | :  | :   | :  | :  | :  |
| Of            | :               | :  | 1: | :  | :   | :  | :  | :  | :  | :  | :  | :        | :    | :    | :  | :  | :  | :  | :  | :  | :  | :   | :  | :  | :  |
| Green         | Green(253)      | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 1  | 1  | 1        | 1    | 1    | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
| Green         | Green(254)      | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 1  | 1  | 1        | 1    | 1    | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Green(255)      | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 1  | 1  | 1        | 1    | 1    | 1  | 1  | 1  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Blue(0) / Dark  | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 0  |
|               | Blue(1)         | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 0  | 1  |
| Grav          | Blue(2)         | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0   | 0  | 1  | 0  |
| Gray<br>Scale | :               | :  | :  | :  | :   | :  | :  | :  | :  | :  | :  | :        | :    | :    | :  | :  | :  | :  | :  | :  | :  | :   | :  | :  | :  |
| Of            | :               | :  | :  | :  | :   | :  | :  | :  | :  | :  | :  | :        | :    | :    | :  | :  | :  | :  | :  | :  | :  | :   | :  | :  | :  |
| Blue          | Blue(253)       | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 1  | 1  | 1  | 1  | 1   | 1  | 0  | 1  |
| biue          | Blue(254)       | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 1  | 1  | 1  | 1  | 1   | 1  | 1  | 0  |
|               | Blue(255)       | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0        | 0    | 0    | 0  | 0  | 0  | 1  | 1  | 1  | 1  | 1   | 1  | 1  | 1  |

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Approval

# 6. INTERFACE TIMING

### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**

The input signal timing specifications are shown as the following table and timing diagram.

| Signal            | Item                                 | Symbol                     | Min.                   | Тур.  | Max.                   | Unit | Note       |
|-------------------|--------------------------------------|----------------------------|------------------------|-------|------------------------|------|------------|
|                   | Frequency                            | F <sub>clkin</sub> (=1/TC) | 60                     | 74.25 | 80                     | MHz  |            |
| LVDS<br>Receiver  | Input cycle to cycle jitter          | T <sub>rcl</sub>           |                        |       | 200                    | ps   | (3)        |
| Clock             | Spread spectrum modulation range     | Fclkin_mo                  | F <sub>clkin</sub> -2% | _     | F <sub>clkin</sub> +2% | MHz  | (4)        |
|                   | Spread spectrum modulation frequency | F <sub>SSM</sub>           |                        |       | 200                    | KHz  | (4)        |
| LVDS              | Setup Time                           | Tlvsu                      | 600                    | - \   | 1- •                   | ps   |            |
| Receiver<br>Data  | Hold Time                            | Tlvhd                      | 600                    |       |                        | ps   | (5)        |
|                   | Frame Rate                           | F <sub>r5</sub>            | 47                     | 50    | 53                     | Hz   |            |
| Vertical          | Traine riate                         | F <sub>r6</sub>            | 57                     | 60    | 63                     | Hz   |            |
| Active<br>Display | Total                                | Tv                         | 1115                   | 1125  | 1135                   | Th   | Tv=Tvd+Tvb |
| Term              | Display                              | Tvd                        | 1080                   | 1080  | 1080                   | Th   | _          |
|                   | Blank                                | Tvb                        | 35                     | 45    | 55                     | Th   | _          |
| Horizontal        | Total                                | Th                         | 1050                   | 1100  | 1150                   | Тс   | Th=Thd+Thb |
| Active            | Display                              | Thd                        | 960                    | 960   | 960                    | Тс   | _          |
| Display<br>Term   | Blank                                | Thb                        | 90                     | 140   | 190                    | Tc   | _          |

Note (1) Please make sure the range of pixel clock has follow the below equation:

 $Fclkin(max) \ge Fr6 \times Tv \times Th$ 

 $Fr5 \times Tv \times Th \ge Fclkin(min)$ 


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:






**Approval** 

# INPUT SIGNAL TIMING DIAGRAM




Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I  $T_1$  – TI






**Approval** 

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

# LVDS RECEIVER INTERFACE TIMING DIAGRAM






Approval

# **6.2 POWER ON/OFF SEQUENCE**

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



**Power ON/OFF Sequence** 

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.





Approval

# 7. OPTICAL CHARACTERISTICS

# 7.1 TEST CONDITIONS


| Item                             | Symbol                  | Value                    | Unit             |
|----------------------------------|-------------------------|--------------------------|------------------|
| Ambient Temperature              | Ta                      | 25±2                     | °C               |
| Ambient Humidity                 | Ha                      | 50±10                    | %RH              |
| Supply Voltage                   | $V_{CC}$                | 12.0                     | V                |
| Input Signal                     | According to typical va | alue in "3. ELECTRICAL ( | CHARACTERISTICS" |
| Lamp Current                     | ال                      | $7.5 \pm 0.5$            | mA               |
| Oscillating Frequency (Inverter) | $F_W$                   | 58 ± 3                   | KHz              |
| Vertical Frame Rate              | Fr                      | 60                       | Hz               |

# 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

| Ite             | em           | Symbol         | Condition                              | Min.  | Тур.  | Max.  | Unit   | Note       |
|-----------------|--------------|----------------|--|-------|-------|-------|--------|------------|
| Contrast Ratio  |              | CR             |  | 600   | 800   |       | -      | (2)        |
| D               | _            | $T_R$          |  |       | 1.4   | 2.2   |        | (0)        |
| Response Tim    | е            | $T_F$          |  |       | 3.6   | 5.8   | ms     | (3)        |
| Center Lumina   | nce of White | L <sub>C</sub> |  | 320   | 400   |       |        | (4)        |
| White Variation | า            | δW             |  |       |       | 1.3   | -      | (7)        |
| Cross Talk      |              | CT             | $\theta_x=0^\circ, \ \theta_Y=0^\circ$ |       |       | 4     | %      | (5)        |
|                 | Red          | Rx             |  |       | 0.640 |       | -      |            |
|                 | neu          | Ry             | Viewing angle                          |       | 0.330 |       | -      |            |
|                 | Green        | Gx             | at normal direction                    |       | 0.268 |       | -      |            |
| Color           | Green        | Gy             |  | Тур.  | 0.595 | Тур.  | -      | <b>(6)</b> |
| Chromaticity    | Blue         | Bx             |  | -0.03 | 0.150 | +0.03 | -      | (6)        |
| Cilionalicity   | blue         | Ву             |  |       | 0.064 |       | -      |            |
|                 | White        | Wx             |  |       | 0.280 |       | Target |            |
|                 | VVIIILE      | Wy             |  |       | 0.290 |       | rarget |            |
|                 | Color Gamut  | CG             |  |       | 72    |       | %      | NTSC       |
|                 | Horizontal   | $\theta_{x}$ + |  | 70    | 80    |       |        |            |
| Viewing         | rionzoniai   | $\theta_{x}$ - | CR≥10                                  | 70    | 80    |       | Deg.   | (1)        |
| Angle           | Vertical     | $\theta_{Y}$ + | UI1∠IU                                 | 70    | 80    |       | Deg.   | (1)        |
|                 | Vertical     | $\theta_{Y}$ - |  | 60    | 70    |       |        |            |










Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80.



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(5),

CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).









Approval

# Note (4) Definition of Luminance of White (L<sub>C</sub>):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L(5)$$

L(X) is corresponding to the luminance of the point X at the figure in Note (7).


# Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)



# Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement (CS-1000 or CA-210 calibrated by CS-2000) should be executed after lighting backlight for 1 hour in a windless room.





Global LCD Panel Exchange Center


Issued Date: 11, Feb 2010 Model No.: V260H1

Approval

Note (7) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points.

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$ 









Approval

# 8. DEFINITION OF LABELS


### 8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





- (a) Model Name: V260H1-L01
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.





Global LCD Panel Exchange Center

Issued Date: 11, Feb 2010 Model No.: V260H1 - L01

Approval

# 9. PACKAGING

### 9.1 PACKING SPECIFICATIONS

(1) 7 LCD TV modules / 1 Box

(2) Box dimensions: 713(L)x429(W)x453(H)mm

(3) Weight: approximately 28.48 Kg (7 modules per box)

# 9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method




Figure.9-1 packing method



-PE Sheet

-PP Belt

Pallet Label


-Corner Protector (L800\*50\*50mm)

-Corner Protector (L800\*50\*50mm)

(L1150\*W1150\*H140mm)

**Approval** 

# Sea / Land Transportation (40ft HQ Container)



(L1150\*W1150\*H140mm)

Pallet Label

# Sea / Land Transportation (40ft Container)






Figure.9-2 Packing method





Approva

### 10. PRECAUTIONS

### 10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

### **10.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

# 10.3 STORAGE PRECAUTIONS

When storing modules as spares for a long time, the following precaution is necessary.

- (1) Do not leave the module in high temperature, and high humidity for a long time.
  It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (2) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.





**Approval** 

# 11. REGULATORY STANDARDS

# **11.1 SAFETY**

The LCD module should be certified with safety regulations as follows:


| Requirement | Standard   | Remark |
|-------------|--|--------|
| UL          | UL60950-1:2006 or Ed.2:2007                                |        |
| OL          | UL60065 Ed.7:2007  |        |
| cUL/CSA     | CAN/CSA C22.2 No.60950-1-03 or 60950-1-07                  |        |
| COLICOA     | CAN/CSA C22.2 No.60065-03:2006 + A1:2006                   |        |
| CB          | IEC60950-1:2005 / EN60950-1:2006+ A11:2009                 |        |
| ОВ          | IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006 + A11:2008 |        |





Approval

# 12. MECHANICAL CHARACTERISTICS








**Approval** 

**②** 





Approval

